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CURRENT RESOURCE MANAGEMENT MECHANISMS AND POLICIES ARE INADEQUATE FOR
FUTURE MULTICORE SYSTEMS. INSTEAD, A HARDWARE/SOFTWARE INTERFACE BASED ON
THE VIRTUAL PRIVATE MACHINE ABSTRACTION WOULD ALLOW SOFTWARE POLICIES TO
EXPLICITLY MANAGE MICROARCHITECTURE RESOURCES. VPM POLICIES, IMPLEMENTED
PRIMARILY IN SOFTWARE, TRANSLATE APPLICATION AND SYSTEM OBJECTIVES INTO VPM
RESOURCE ASSIGNMENTS. THEN, VPM MECHANISMS SECURELY MULTIPLEX, ARBITRATE,
OR DISTRIBUTE HARDWARE RESOURCES TO SATISFY THE VPM ASSIGNMENTS.
......Continuing the long-term trend of
increasing integration, the number of cores
per chip is projected to increase with each
successive technology generation. These
chips yield increasingly powerful systems
with reduced cost and improved efficiency.
At the same time, general-purpose comput-
ing is moving off desktops and onto diverse
devices such as cell phones, digital enter-
tainment centers, and data-center servers.1
These computers must have the key features
of today’s general-purpose systems (high
performance and programmability) while
satisfying increasingly diverse and stringent
cost, power, and real-time performance
constraints.
An important aspect of multicore chips is
improved hardware resource utilization. On
a multicore chip, concurrently executing
threads can share costly microarchitecture
resources that would otherwise be under-
utilized, such as off-chip bandwidth. Higher
resource utilization improves aggregate per-
formance and enables lower-cost design
alternatives, such as smaller die area or less
exotic battery technology. However, in-
creased resource sharing presents a number
of new design challenges. In particular,
greater hardware resource sharing among
concurrently executing threads can cause
individual thread performance to become
unpredictable and might lead to violations
of the individual applications’ performance
requirements.2,3
Traditionally, operating systems are re-
sponsible for managing shared hardware
resources—processor(s), memory, and I/O.
This works well in systems where processors
are independent entities, each with its own
microarchitecture resources. However, in
multicore chips, processors are concurrently
executing threads that compete with each
other for fine-grain microarchitecture re-
sources. Hence, conventional operating
system policies don’t have adequate control
over hardware resource management. To
make matters worse, the operating system’s
software policies and the hardware policies
in the independently developed microarch-
itecture might conflict. Consequently, this
compromises operating system policies di-
rected at overall system priorities and real-
time performance objectives.
In the context of future applications, this
poses a serious system design problem,
making current resource management
mechanisms and policies no longer ade-
quate for future multicore systems. Policies,
mechanisms, and the interfaces between
them must change to fit the multicore era.
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In this article, our vision for resource
management in future multicore systems
involves enriched interaction between sys-
tem software and hardware. Our goal is for
the application and system software to
manage all the shared hardware resources
in a multicore system. For example, a
developer or end user will specify an
application’s quality-of-service (QoS) objec-
tives, and the developer or system software
stack will translate these objectives into
hardware resource assignments. Because
QoS objectives are often application specif-
ic, the envisioned multicore architecture
provides an efficient and general interface
that can satisfy QoS objectives over a range
of applications. By enriching the interaction
between hardware and software, the envi-
sioned resource management framework
facilitates a more efficient, better perform-
ing platform design.
Designing general-purpose systems re-
quires a clear separation of policies and
mechanisms.4 Policies provide solutions; for
flexibility, we strive for policies implement-
ed in software. Mechanisms provide the
primitives for constructing policies. Because
primitives are universal, system designers
can implement mechanisms in both hard-
ware and software. In general, mechanisms
that interact directly with fine-grain hard-
ware resources should be implemented in
hardware; to reduce hardware cost, mecha-
nisms that manage coarse-grain resources
should be implemented in software.
Virtual private machines
In a traditional multiprogrammed sys-
tem, the operating system assigns each
application (program) a portion of the
physical resources—for example, physical
memory and processor time slices. From the
application’s perspective, each application
has its own private machine with a
corresponding amount of physical memory
and processing capabilities. With multicore
chips containing shared microarchitecture-
level resources, however, an application’s
machine is no longer private, so resource
usage by other, independent applications
can affect its resources.
Therefore, we introduce the virtual
private machine (VPM) framework as a
means for resource management in systems
based on multicore chips.3 VPMs are similar
in principle to classical virtual machines.
However, classical virtual machines virtua-
lize a system’s functionality5 (ignoring
implementation features), while VPMs
virtualize a system’s performance and power
characteristics, which are implementation
specific. A VPM consists of a complete set
of virtual hardware resources, both spatial
(physical) resources and temporal resources
(time slices). These include the shared
microarchitecture-level resources. By defini-
tion, a VPM has the same performance and
power characteristics as a real machine with
an equivalent set of hardware resources.
The VPM abstraction provides the con-
ceptual interface between policies and
mechanisms. VPM policies, implemented
primarily in software, translate application
and system objectives into VPM resource
assignments, thereby managing system re-
sources. Then, VPM mechanisms securely
multiplex, arbitrate, or distribute hardware
resources to satisfy the VPM assignments.
Spatial component
A VPM’s spatial component specifies the
fractions of the system’s physical resources
that are dedicated to the VPM during the
time(s) that it executes a thread. For example,
consider a baseline system containing four
processors, each with a private L1 cache. The
processors share an L2 cache, main memory,
and supporting interconnection structures.
Figure 1 shows that the policy has distribut-
ed these resources among three VPMs. VPM
1 contains two processors, and VPMs 2 and
3 each contain a single processor. The policy
assigns VPM 1 a significant fraction (50
percent) of the shared resources to support a
demanding multithreaded multimedia ap-
plication and assigns the other two VPMs
only 10 percent of the resources. These
assignments leave 30 percent of the cache
and memory resources unallocated; these
resources are called excess service. Excess
service policies distribute excess service to
improve overall resource utilization and
optimize secondary performance objectives.
In our example, we focus on shared
memory hierarchy resources, but VPM
concepts also apply to internal processor
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resources, such as issue buffers, load/store
queue entries, and instruction decode and
execution bandwidth.2 Furthermore, we can
apply the same concepts to architected
resources such as memory capacity and I/O.
As Figure 1 illustrates, a VPM’s spatial
component might contain multiple proces-
sors. Multiprocessor VPMs are a natural
extension of gang scheduling and support
hierarchical resource management.6,7 For
example, schedulers and resource manage-
ment policies running within a multipro-
cessor VPM can schedule and manage the
VPM’s processors and resources as if the
VPM were a real multiprocessor machine.
That is, multiprocessor VPMs can support
recursive virtualization.5
Temporal component
A VPM’s temporal component is based
on the well-established concept of ideal
proportional sharing.8 It specifies the frac-
tion of processor time (processor time slices)
that a VPM’s spatial resources are dedicated
to the VPM (see Figure 2). As with spatial
VPM resources, a VPM’s temporal compo-
nent naturally lends itself to recursive
virtualization and hierarchical resources
management, and excess temporal service
might exist.
Minimum and maximum VPMs
To satisfy objectives, policies might
assign applications minimum or maximum
VPMs, or both, depending on the objec-
tives. Mechanisms ensure an application is
offered a VPM that is greater than or equal
to the application’s assigned minimum
VPM. (We precisely define the greater than
or equal to VPM ordering relationship
elsewhere.3) Informally, the mechanisms
offer an application at least the resources
Figure 1. Virtual private machine (VPM) spatial component. The policy has distributed the
multicore chip’s resources among three VPMs. After assigning VPM 1 50 percent of the
shared resources and VPMs 2 and 3 each 10 percent, it leaves 30 percent of the cache and
memory resources unallocated for excess service.
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of its assigned minimum VPM. When
combined with the assumption that an
application will only perform better if it is
offered additional resources (performance
monotonicity9), ensuring a minimum VPM
assignment leads to desirable performance
isolation; that is, the application running on
the VPM performs at least as well as it
would if it were executing on a real machine
with a configuration equivalent to the
application’s assigned VPM. This perfor-
mance level is assured, regardless of the
other applications in the system.
Mechanisms can also ensure an applica-
tion receives no more than its maximum
VPM resources. Policies can use maximum
VPM assignments to control applications’
power consumption, which is based on the
assumption that an application’s power
consumption is a monotonically increasing
function of its resource usage (power
monotonicity). For maximum VPM assign-
ments to improve power savings significant-
ly, they should be supported by mechanisms
that power down unused resources. Fur-
thermore, because temperature and transis-
tor wear-out strongly depend on power
consumption, policies can use maximum
VPMs to control temperature and lifetime
reliability.10 Lastly, application developers
can use maximum VPMs to test whether a
minimum VPM configuration satisfies an
application’s real-time performance require-
ments.9
Policies
VPM assignments satisfy real-time per-
formance, aggregate performance, power,
temperature, and lifetime reliability objec-
tives. Overall, the VPM policy design space
is enormous and is a fertile area for future
research. Here, we begin with a high-level
overview of the policy design space and then
discuss the basic types of policies and how
they interact in our envisioned system
architecture.
In general, we envision two basic types of
policies. Application-level policies satisfy an
application’s QoS objectives by translating
the QoS objectives into a VPM configura-
tion as well as scheduling and managing
VPM resources assigned to the application.
System policies satisfy system objectives by
controlling the distribution of VPM re-
sources among applications. System policies
control resource distribution by granting
and rejecting requests for VPM resources
and revoking VPM resources when the
system is overloaded.
The policy architecture’s main feature is
its extensibility (see Figure 3, next page): we
clearly separate policies and mechanisms,4
and policies are easy to replace or modify on
a per system and per application basis.11 For
example, in Figure 3, a system is running
five applications, each within its own VPM
(not shown). The first application (on the
left) is a real-time recognition application.
To satisfy its real-time requirements, the
application is running with an application-
specific VPM that the application’s devel-
oper computed offline. The second and
third applications (mining and synthesis)
are written in a domain-specific, concurrent
programming language. The language in-
cludes a runtime that computes VPM
configurations online and optimizes appli-
cations’ concurrency in coordination with
the applications’ VPM resources. The
mining and synthesis applications are iso-
lated from each other, but they share the
Figure 2. VPMs consist of a spatial
component and a temporal component.
The temporal component specifies the
fraction of processor time that a VPM’s
spatial resources are dedicated to
the VPM.
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library code that implements the language’s
runtime. The last two applications (MySQL
and Apache) are standard Linux applica-
tions that are oblivious to the underlying
system’s VPM support. The applications are
running on a paravirtualized version of
Linux, which in turn is running on a thin
software layer that monitors the applica-
tions’ workload characteristics and roughly
computes VPM configurations using heu-
ristics and ad hoc techniques. Most impor-
tantly, application-level policies allow ap-
plication developers and runtime libraries to
customize a system’s behavior to satisfy a
range of applications’ requirements.
Application-level policies
In general, there are two logical steps for
determining VPM assignments: modeling
and translation. We describe the steps as
separate phases, although in practice they
may be combined. As we described earlier,
application policies compute VPM config-
urations either online (automated) or offline
(manually). Online policies are based pri-
marily on runtime analysis (for example, by
using performance counters), while offline
policies require an application developer to
perform most of the program analysis.
Online/offline hybrid policies are also
feasible.
In addition, application policies can use
standardized application-level abstraction
layers that provide developers with abstract
machine models. Such models are often
implementation independent and have per-
formance characteristics that are easier for
developers to reason about (see Figure 4).
VPM modeling. The VPM modeling step
maps application QoS objectives, such as
minimum performance and maximum
power, to VPM configurations. The sophis-
tication of VPM modeling techniques spans
a fairly wide range. At one end are simple,
Figure 3. The VPM system architecture consists of application-level policies, system
policies, software mechanisms, and hardware mechanisms. The extensible policy
architecture lets policy builders modify policies on a per system and per application basis.
Figure 4. Application policies compute VPM configurations in two logical
steps: VPM modeling and translation. Standardized application-level
abstractions can be used to abstract away irrelevant implementation-
specific VPM details.
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general-purpose analytical models that use
generic online profiling information to
roughly predict an application’s perfor-
mance and power when running on differ-
ent VPM configurations. At the other end
are models specialized to a specific applica-
tion (or a domain of applications) through
offline profiling and characterization. Such
offline models can precisely capture an
application’s performance and power on
different VPM configurations.
Application- or domain-specific VPM
modeling can provide more precise predic-
tions but might require more developer
effort—for example, to determine suitable
VPM configurations offline. Applications
with critical QoS objectives (such as real-
time applications) will generally require
more precise VPM modeling.
VPM translation. The VPM translation
step uses the VPM models to find VPM
configurations that satisfy an application’s
QoS objectives. Multiple VPM configura-
tions can satisfy the same objective. For
example, multiple minimum VPM config-
urations can satisfy a single real-time
performance objective; that is, one suitable
VPM configuration might have a larger
spatial component and smaller temporal
component, while another suitable VPM
might have a larger temporal component
and smaller spatial component. Or there
might be different combinations of resourc-
es within the spatial component.
Furthermore, applications might have
multiple objectives that a policy can use to
prune the number of suitable VPM config-
urations. For example, an application policy
can search for a VPM configuration that
satisfies a real-time performance require-
ment and minimizes power consumption.
Moreover, a policy can assign an application
a maximum VPM to bound the applica-
tion’s power consumption. In many practi-
cal situations, finding the optimal VPM
configuration is NP-hard. Consequently,
online translation generally must use ap-
proximate and heuristic-based optimization
techniques. For applications with critical
QoS objectives, the application developer
can do a portion of the VPM translation
offline. Moreover, the developer can com-
bine the VPM modeling and translation
steps into a single step. For example, an
application developer might use maximum
VPM assignments and trial and error to
compute a minimum VPM configuration
that satisfies their application’s real-time
performance objective.9
Once the policy has found a suitable
VPM configuration, it initiates a request to
the system’s policies for the VPM resources.
If the VPM resources are available, the
system policies securely bind the VPM
resources to the application.11 When a
system is heavily loaded, the system policies
might reject an application’s VPM request
or revoke a previous VPM resource binding.
An application policy must implement a
procedure for handling VPM rejections and
revocations. When a rejection or revocation
occurs, an application policy can find
another suitable VPM configuration or
reconfigure the application to reduce the
application’s resource requirements. For
example, a real-time media player can
downgrade its video quality or simply
return an insufficient resource error message
and exit.
To help with global (systemwide) re-
source optimization, VPM system policies
can provide feedback to the applications’
policies. The feedback informs the applica-
tions of global resource usage. An applica-
tion’s policies can use the system feedback
information to further prune the suitable
VPM configurations and find a VPM that is
amenable to systemwide resource con-
straints. In addition, an application’s poli-
cies can use VPM modeling and online
profiling information to dynamically re-
spond to changing workload characteristics.
VPM abstraction layer. In our discussion
so far, we’ve assumed a relatively high-level
VPM abstraction—for example, VPMs that
consist of shares of cache bandwidth, cache
storage, and memory system bandwidth.
However, real hardware resources are more
complex. For example, a physical cache
implementation consists of banks, sets, and
ways. VPM mechanisms don’t abstract
hardware resources; that is, the VPM
mechanisms convey implementation specif-
ic details to the application policies. Expos-
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ing implementation details creates an inter-
face that’s more efficient to implement and
grants more latitude to implementers of
higher-level abstractions.11
However, exposing implementation de-
tails to applications can make applications
implementation dependent. Moreover,
many application policies don’t need low-
level implementation details to satisfy their
QoS objectives. To improve application
compatibility, many application policies can
use standardized VPM abstraction layers. A
VPM abstraction layer provides a high-level
VPM that abstracts away a system’s imple-
mentation-specific details while capturing
the system’s first-order performance and
power characteristics. At runtime, the
abstraction layer efficiently translates high-
level VPM configurations into low-level
VPM assignments that the system’s mech-
anisms support.
System policies
System policies control the distribution
of VPM resources by brokering applica-
tions’ VPM requests. System policies have
three basic components: a system monitor,
feedback policies, and excess service policies
(see Figure 5).
System monitor. The system monitor
tracks the load on the system’s resources
and detects system overload. A system is
overloaded if it doesn’t have enough
resources to satisfy its applications’ VPM
assignments. In general, it’s best to detect
overload as early as possible, such as when
an application initiates a VPM request that
causes the system to become overloaded. To
detect system overload, the system must
monitor any shared resource that can
become overloaded, such as cache storage,
execution bandwidth, cooling capacity, and
power delivery. We can detect that a VPM
request overloads a system’s physical re-
sources with an admission control test. For
example, the system monitor can compare
the set of dedicated VPM resources with the
capacity of the system’s physical resources.
Detecting that a VPM request overloads a
system’s less tangible resource constraints
(such as a power-delivery system, cooling
capacity, or transistor lifetime reliability) is
more difficult. The system monitor must
use VPM models to translate between less
tangible resource constraints and VPM
configurations. The VPM models should
be accurate enough to detect most overload
conditions at the time an application
initiates a VPM request; however, they
don’t have to be completely accurate. The
system monitor’s VPM models are used to
supplement conventional hardware sensors,
such as voltage and temperature sensors.
Hardware sensors can detect anomalous
overload conditions (such as overheating)
in real time and prevent catastrophic
failures. If a sensor detects an overloaded
resource, the system policies have accepted
more VPM requests than the system’s
physical resources can satisfy. In this case,
the system policies must revoke some
applications’ assigned VPM resources.
Feedback policies. Feedback policies deter-
mine which applications’ VPM resources
should be rejected or revoked when the
system is overloaded. For example, when a
system is overloaded, a feedback policy
might reject any incoming VPM request
or revoke the VPM resources of the
application with the lowest user-assigned
priority. Feedback policies also inform
applications of systemwide resource utiliza-
tion and the cause(s) of rejected or revoked
VPM requests—for example, the system
might have insufficient power resources
available.
Figure 5. System policies broker VPM requests and monitor application
resource usage to ensure that the system does not become overloaded.
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As we described earlier, applications’
policies can use the feedback to compute a
suitable VPM configuration that’s amenable
to systemwide resource usage. The feedback
policies should also provide applications
with up-to-date systemwide resource usage
information regardless of VPM rejections
and revocations. This way the feedback
policies can direct global optimization of a
system’s resource usage.
Excess service policies. After application and
system policies have settled on a suitable set
of VPM assignments, there might be excess
service available. Excess service is service
that is unassigned or assigned but unused by
the application to which it’s assigned. Excess
service policies distribute excess service to
optimize system objectives. For example,
these policies can distribute service to
improve response time or throughput
averaged over all applications, to conserve
power or transistor lifetime, or a combina-
tion of such objectives. To optimize power
or transistor lifetime objectives, excess
service policies prevent applications from
consuming the excess service. That is, these
policies assign tasks maximum VPMs, thus
causing the excess resources to be powered
off. Excess service policies must also ensure
that distributing excess service doesn’t
violate applications’ maximum VPM as-
signments.
In most cases, excess service policies
transparently adjust applications’ VPM
assignments. For example, they can trans-
parently increase a minimum VPM assign-
ment or decrease a maximum VPM assign-
ment without violating the application
policy’s VPM assignments. For some re-
sources, the policies must notify an appli-
cation’s policies when excess resources are
added—for example, they must notify an
application’s thread scheduler when proces-
sors are added to a VPM.
For some resources, excess service be-
comes available and must be distributed at a
fine time granularity, such as with SDRAM
memory system bandwidth. In such cases, a
portion of the excess service policy must be
implemented in hardware. However, a
policy’s hardware portion should be simple,
parameterized, and general; that is, it should
work with multiple software excess-service
policies.
Mechanisms
There are three basic types of mecha-
nisms needed to support the VPM frame-
work: a VPM scheduler, partitioning mech-
anisms, and feedback mechanisms (see
Figure 6). The first two types securely
multiplex, arbitrate, or distribute hardware
resources to satisfy VPM assignments. The
third provides feedback to application and
system policies. Because mechanisms are
universal, system builders can implement
mechanisms in both hardware and software.
Generally, the VPM scheduler is imple-
mented in software (in a microkernel11 or a
virtual machine monitor12), while the par-
titioning mechanisms and feedback mecha-
nisms are primarily implemented in hard-
ware. Although a basic set of VPM
mechanisms are available,2,3 many research
opportunities remain to develop more
efficient and robust VPM mechanisms.
VPM scheduler
The VPM scheduler satisfies applications’
temporal VPM assignments by time-slicing
hardware threads.3 The VPM scheduler is a
proportional-fair (p-fair) scheduler,13 but it
must also ensure that coscheduled applica-
tions’ spatial resource assignments don’t
conflict—that is, that the set of coscheduled
threads’ spatial resource assignments match
the physical resources available and don’t
oversubscribe any microarchitecture re-
Figure 6. VPM mechanisms are implemented in hardware and software.
The mechanisms satisfy VPM resource assignments and provide feedback
regarding individual application and systemwide resource usage.
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sources. VPM scheduling in its full gener-
ality, satisfying proportional fairness with-
out spatial conflicts, is an open research
problem.3
When the VPM scheduler context
switches an application onto a processor
(or a group of processors), the scheduler
communicates the application’s spatial
VPM assignment to the hardware partition-
ing mechanisms through privileged control
registers. Once the control registers are
configured, the VPM resources are securely
bound to the application. Secure binding
decouples the authorization from resource
usage11—that is, once a resource is securely
bound to an application, the application’s
policies can schedule and manage its VPM
resources without reauthorization. This way
VPMs can efficiently support hierarchical
scheduling.6
The VPM scheduler we describe here is a
first-level scheduler (or root scheduler), and
application-level schedulers are second-level
schedulers. Hierarchical scheduling is useful
for satisfying different classes of QoS
requirements.6 Furthermore, precise appli-
cation-level schedulers will play an impor-
tant role in future parallel programming
models.
Partitioning mechanisms
To satisfy the spatial component of VPM
assignments, each shared microarchitecture
resource must be under the control of a
partitioning mechanism that can enforce
minimum and maximum resource assign-
ments. As we described earlier, the resource
assignments are stored in privileged control
registers that the VPM scheduler configures.
In general, each shared microarchitecture
resource is one of three basic types of
resources: a memory storage, buffer, or
bandwidth resource. Each type of resource
has a basic type of partitioning mechanism.
For example, thread-aware replacement
algorithms partition storage resources (main
memory and cache storage3,14), upstream
flow control mechanisms partition buffer
resources (issue queue and miss status
handling registers2), and fair-queuing and
traffic-shaping arbiters partition bandwidth
resources (execution and memory ports3).
These basic techniques combined with the
proper control logic can sufficiently enforce
minimum and maximum resource assign-
ments.
For maximum VPM assignments to be
useful, the partitioning mechanisms must be
accompanied by mechanisms to power
down resources during periods of inactivity.
An example would be, mechanisms that
clock-gate unused pipeline stages and tran-
sition inactive memory storage resources
into a low-power state. As we mentioned
earlier, by controlling resources’ power
consumption, policies can control other
important characteristics such as die tem-
perature and transistor wear out.5
Feedback mechanisms
Mechanisms also provide application and
system policies with feedback regarding
physical resource capacity and usage. Feed-
back mechanisms communicate to system
policies the capacity of the system’s resourc-
es and the available VPM partitioning
mechanisms. They also provide application
policies with information regarding indi-
vidual applications’ resource usage.
Application resource usage information
should be independent of the system
architecture and the application’s VPM
assignments. For example, a mechanism
that measures a stack distance histogram can
predict cache storage and memory band-
width usage for many different cache sizes.14
Lastly, feedback mechanisms provide
information regarding overall resource uti-
lization. For example, a system’s mecha-
nisms should provide system policies with
die-temperature and power-consumption
information.
Overall, the VPM framework provides asolid foundation for future architec-
ture research, but many challenges remain
in evaluating the VPM framework. First,
the framework targets system-level metrics
that occur over time granularities that
preclude the use of simulation. Second,
many of the applications we’re interested in
(such as smart phone or cloud computer
applications) are unavailable or unknown.
To address these problems, we plan to
develop most of the framework mathemat-
ically. (The basis of the mathematical
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framework is available elsewhere.3) We plan
to validate the mathematical framework and
assumptions using statistical simulation. In
turn, we plan to validate the statistical
methods by prototyping the envisioned
system architecture and policies in
FPGAs. MICRO
................................................................................................
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